




# Sierra Components, Inc.

924 Incline Way • Suite F • Incline Village, Nevada 89451

Phone: 775.831.1241 Fax: 775.831.3021

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



### PAD FUNCTION

- 1 N. CLR
- 2 1Q
- 3 N. 1Q
- 4 1D
- 5 2D
- 6 N. 2Q
- 7 2Q
- 8 GND
- 9 CLK
- 10 3Q
- 11 N. 3Q
- 12 3D
- 13 4D
- 14 N. 4Q
- 15 4Q
- 16 V<sub>cc</sub>

**Topside Metal: Al**  
**Backside: Si**  
**Backside Potential: Isolated**  
**Mask Ref:**  
**Bond Pads (Mils): 4 x 4**

**APPROVED BY:**  
**MFG: Texas Inst**

**DIE SIZE (Mils): 51 x 72**  
**THICKNESS: 12**

**DATE: 6/8/01**  
**P/N: 74HC175**